Abstract
Introduction
During the recent years radio frequency (RF) and microwave electronics have faced with the following major advances: the boom of telecommunications market; a rise in application frequency; the emergence of silicon-based processes in the microwave area [1] . Moreover, the widely application of the high-speed (up to 54Mb/s) wireless local area network (WLAN), which makes all kinds of portable wireless communication products have considerably developed and the demands for higher frequency band, faster transfer rates and wider bandwidth RFIC has also rose sharply in consumer electronics market. Some WLAN standards such as IEEE 802.11a (5-5.825GHz), IEEE 802.11n (2.4-2.485GHz and 5.725-5.825GHz) and U-NII (5.15-5.35GHz and 5.725-5.825GHz) require a transceiver with approximately 5.5GHz center frequency [2] . In order to satisfy this increasingly requirement, more and more companies and research institutions have increased input to the integrated circuit industry.
Just as know, in millimetre-wave receiver design, the low-noise amplifier (LNA) is a critical building block that amplifies the received signal and contributes most of the noise figure of the whole receiver [3] . In order to replace the external off-chip LNAs with CMOS LNAs, the noise figure (NF) less than 1 dB is required with lower consumption. Adding in progressively lower power dissipation constraints inherent to battery-powered portable applications, a primary challenge in LNA design is achieving simultaneous noise and input matching at any given amount of power dissipation. Moreover, the amplifier's compression point requirement also imposes a limitation on the LNA transistor size, making the simultaneous noise and input match even more difficult to achieve in practice [4] . Therefore, many kinds of amplifier topologies have been proposed as a way to satisfy the requirement for low power dissipation as well as other good performances. In this paper, a 0.18µm CMOS LNA simultaneously achieving input impedance and minimum noise matching, and excellent noise figure has been designed, which is suitable for IEEE 802.11a wireless applications. This paper is structured as follows. In Section 2 is the description about the circuit design and analysis, including the LNA topology, the noise analysis, and the LNA circuit design. Section 3 presents the simulation results and discussion, which following by the conclusion about the achievement and results.
Circuit Design and Analysis

Topology
Figure 1(a) shows the traditional cascode structure with the inductive source degeneration. Its small signal equivalent circuit for impedance calculation is shown in Figure 1 A capacitor ex C is connected between gate and source of the input transistors M1 to achieve noise and input impedance match simultaneously [3] . This well-know structure is widely used due to its high gain and the increase in the output impedance, as well as better isolation between the input and output ports. The input impedance of this LNA can be equal to (1) , in which the gate resistance and the total parasitic capacitances except gate-source capacitances are neglected to simplify the analysis.  resistance at the input of the LNA. Figure 2 is the simplified small signal noise equivalent circuit. Because the derivation of the complete noise figure equation (taking into the effect of all existing parasitic effects in the circuit) would be quite cumbersome, and the obtained results would not give an insight into how to choose design parameters such as the width and the biasing of the transistors. Therefore, if the noise contribution from the cascode stage is ignored, the noise factor of the cascode LNA becomes [5] [6] . 
Noise analysis
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Figure 2. The Small Signal Noise Equivalent Circuit of the Input Stage
Where opt Z is the optimum noise impedance. Note that in equation 2 the second term shows the noise due to the gate resistance, which can be minimized by careful layout 2014) techniques. By increasing the number of fingers in the layout design we can effectively reduce this resistance. Therefore, the only term which is of our concern should be optimized is the third one. Based on the methodology in [3] , simultaneous input impedance and noise matching at 5.8GHz frequency are achieved by appropriately selecting the values of g L , ex C , s L , the size and bias of the input transistor M1. Nevertheless, to reach simultaneously noise and power exactly matching at power constrained condition is a very difficult job in practice.
Because that the LNA design involves trade-offs between noise-figure, gain, power dissipation, input matching, and harmonic content in the output signal. In this circuit, the capacitor ex C is a key component, which has a great effect on NF and the available power gain of the LNA. Too much ex C will lead to the deterioration of noise and gain due to the degradation of the cutoff frequency of the composite transistor )) /( (
. The relationship between the different capacitance ex C and NF and gain are shown in Figure 3 and Figure 4 , respectively. It can be seen that the value of ex C has a great influence on the NF and power gain. 
The LNA circuit design
Based on the traditional cascode structure as analysis above, we propose the LNA schematic as shown in Figure 5 . L and capacitance 4 C are inserted between the cascade transistor M1 and M2 for inter-stage matching to improve the LNA gain and noise performance. The inductances s L , g L and the additional capacitance ex C consist of the input matching network of this LNA to match the signal source impedance (50 Ω) at the operating frequency. Their sizes depend on the input transistor size. When selecting the input transistor's size, a major design tradeoff is that the current density required for minimum noise figure [13] . In order to obtain the best noise performance, the optimum width of the input transistors (M1, M3) was chosen here according to [13] , where the noise figure was optimized under power constrain. the gate capacitance per area and the source resistance, respectively. According to [12] , once those devices size are determined, the optimum impedance needed to be matched to the optimal noise matching is also determined. Transistors M3, M4 are used to bias the LNA by mirroring the reference current to the transistor M1. The value of the bias resistant R bias is about 2~4 k  , which can avoid the signal path disturbed by the biasing circuit and mitigate the effect of gate-source capacitance of the transistor M3.
Simulation Results and Discussions
The LNA has been implemented in a TSMC 0.18-µm RF process. The lengths of all the transistors adopt the minimum channel length 0.18µm to obtain a higher cutoff frequency. The main component parameters of the LNA are listed as follows: the overdrive voltage of M1 is 81mV, the gate-width of M1 and M2 are 134.9 µm. The designed LNA including the bias circuit draw only 3.56 mA current from power supply of 1.8 V. Therefore, the overall DC power consumption is 6.4 mW. This is relatively low for a 5.8 GHz CMOS LNA with a power gain greater than 17.04 dB. Figure 6 presents the simulation results of the scattering parameters of the LNA. In the operating frequency of 5.8 GHz, a power gain 21 S of 17.04 dB is achieved and remains above 16 dB over the band 5.5-6 GHz. The input return and output return losses ( 11 S , 22 S ) of the LNA are -17.46 dB and -22.4 dB at 5.8 GHz, respectively. This illustrates that the LNA circuit has exhibited a good input and output matching at the operating band. Due to the utilizing cascade structure, the propose LNA circuit also achieves a good reverse isolation lower than -28.3 dB over the band from 3-8 GHz. frequency of 5.8 GHz. The result illustrates that the noise performance is better than most previous CMOS LNAs. Figure 8 shows the simulation result of the input 1-dB compression point (IP 1dB ). An input sinusoidal signal with a frequency of 5.8 GHz is used. It can be seen that the value of IP 1dB is about -21.22 dBm.
Figure 6. Simulated S-parameters of the LNA
Figure 8. The Simulation Result of the Input 1-dB Compression Point
In order to remain stable for all source impedance at all frequencies and avoid oscillate at any frequency, the LNA circuit must be satisfy the unconditionally stable. It has been shown that stability factor Kf>1 (or Bf>0) alone is necessary and sufficient for a circuit to be unconditionally stable [7] . Figure 9 shows the simulated stability factors Kf and Bf versus frequency characteristics of the LNA. According to the Rollett stability criteria for unconditional stability, defined as [11] 
the LNA satisfies the unconditional stability requirement over a range of 3-8 GHz. It means that the LNA will not oscillate with any combination of source and load impedances. 
Conclusion
In this work, we present a 5.8 GHz fully integrated LNA design and simulation using TSMC 0.18 µm RF process. The cascade topology was chosen for this design as it offers higher power gain, better reverse isolation and reduces miller effect. Simulation results have shown that the proposed LNA circuit consumes only 6.4 mW from a 1.8V supply voltage while achieving a power gain of 17.04 dB, a excellent noise figure 0.972 dB at the operating frequency 5.8 GHz. Considering the performance achieved, the proposed techniques demonstrate to be very suitable for the implementation of narrowband LNAs in wireless applications.
